

This listing of claims will replace all prior versions, and listings, of the claims in this application:

Listing of Claims

Claim 1 (currently amended): A computer implemented method for managing interrupts in a multiple virtual machine environment, comprising the steps of:

running concurrently a plurality of independent virtual machines on a single processor, each virtual machine having associated therewith a plurality of anticipated interrupt signal types;

receiving a plurality of interrupt signals;

determining which interrupt signal of the plurality of received interrupt signals has the highest priority; and

servicing the interrupt signal determined to have the highest priority[.];

wherein the multiple virtual machines of the multiple virtual machine environment are running on a single processor and the method is performed on a single integrated circuit chip.

Claim 2 (currently amended): The computer implemented method of claim 1, wherein said running step comprises running at least two Java virtual machines.

Claim 3 (currently amended): The computer implemented method of claim [3] 1, further comprising the step of activating a specific independent virtual machine of said plurality of independent virtual machines.

Claim 4 (currently amended): The computer implemented method of claim 3, wherein said activating step comprises the step of using a timer to define an activation period of an activated virtual machine.

Claim 5 (currently amended): The computer implemented method of claim 3, further comprising the step of assigning a memory region to at least one independent virtual machine of the plurality of independent virtual machines.

Claim 6 (currently amended): The computer implemented method of claim 5, further comprising the step of protecting a virtual machine's memory region from accesses by a different virtual machine.

Claim 7 (currently amended): The computer implemented method of claim 6, wherein said protecting step comprises the steps of:

screening a memory access; and

generating an abort interrupt signal to abort an access to a memory region of a nonactivated virtual machine.

Claim 8 (currently amended): The computer implemented method of claim 5, further comprising the step of outputting the identity of the activated virtual machine to a memory management component.

Claim 9 (currently amended): The computer implemented method of claim 8, further comprising the step of identifying, by the memory management component, the memory region assigned to the activated virtual machine.

Claim 10 (currently amended): The computer implemented method of claim 9, further comprising the step of monitoring address lines to abort attempted memory accesses to a protected memory region.

Claim 11 (currently amended): The computer implemented method of claim 10, further comprising the step of aborting an attempted access to a protected memory region by generating an error signal.

Claim 12 (currently amended): The computer implemented method of claim 10, further comprising the step of aborting an attempted access to a protected memory region by generating a prioritized nonmaskable interrupt signal.

Claim 13 (currently amended): The computer implemented method of claim 10, further comprising the step of aborting an attempted access to a protected memory region by generating a highest priority prioritized nonmaskable interrupt signal.

Claim 14 (currently amended): The computer implemented method of claim 3, wherein said receiving step comprises receiving a maskable interrupt signal.

Claim 15 (currently amended): The computer implemented method of claim 14, further comprising the step of latching a received maskable interrupt signal.

Claim 16 (currently amended): The computer implemented method of claim 14, further comprising the step of latching a received maskable interrupt signal into a virtual interrupt latch component even though the independent virtual machine with which it is associated is not the activated independent virtual machine at the time the received maskable interrupt signal is received.

Claim 17 (currently amended): The computer implemented method of claim 16, further comprising the step of transferring the maskable interrupt signal, upon activation of its associated virtual machine, from the virtual interrupt latch component to a global interrupt mask register.

Claim 18 (currently amended): The computer implemented method of claim 17, further comprising the step of transferring the maskable interrupt signal, upon activation of its associated virtual machine, from the virtual interrupt latch component to a local mask register.

Claim 19 (currently amended): The computer implemented method of claim 18, further comprising the step of sending the maskable interrupt signal, upon activation of its associated virtual machine, to a priority encoder after said steps of transferring and communicating.

Claim 20 (currently amended): The computer implemented method of claim 16, further comprising the steps of:

holding the received maskable interrupt signal in the virtual interrupt latch component until the independent virtual machine with which it is associated has been activated; and

servicing the received maskable interrupt signal during the time period that its associated independent virtual machine has been activated.

Claim 21 (currently amended): The computer implemented method of claim 14, further comprising the steps of:

discerning whether the independent virtual machine associated with the received maskable interrupt signal is the activated independent virtual machine; and

ignoring the received maskable interrupt signal if it is discerned that the independent virtual machine with which the received maskable interrupt signal is associated is not the currently activated independent virtual machine.

Claim 22 (currently amended): The computer implemented method of claim 1, wherein said receiving step comprises receiving a nonmaskable interrupt signal.

Claim 23 (currently amended): The computer implemented method of claim 1, wherein said receiving step comprises receiving a nonmaskable interrupt signal indicating a power supply interruption.

Claim 24 (currently amended): The computer implemented method of claim 3, wherein said receiving step comprises receiving a nonmaskable interrupt signal indicating activation of a different independent virtual machine.

Claim 25 (currently amended): The computer implemented method of claim 1, wherein said receiving step comprises receiving a nonmaskable interrupt signal indicating an application specific event.

Claim 26 (currently amended): The computer implemented method of claim 1, wherein said receiving step comprises receiving a nonmaskable interrupt signal indicating a prohibited memory access attempt.

Claim 27 (currently amended): The computer implemented method of claim 3, further comprising the step of reserving the highest priority for interrupt signals indicating a prohibited memory access attempt; and wherein said receiving step comprises receiving a nonmaskable interrupt signal indicating a prohibited memory access attempt.

Claim 28 (currently amended): The computer implemented method of claim 27, further comprising the step of suspending execution of the activated independent virtual machine upon receipt of a nonmaskable interrupt signal indicating a prohibited memory access attempt.

Claim 29 (currently amended): An interrupt management system for an apparatus capable of running multiple concurrent virtual machines on a single, real-time, embedded processor system, comprising:

an integrated circuit chip, comprising:

a timer component comprising a plurality of virtual machine timers, said timer component further comprising an active virtual machine switch signal output;

a multiple virtual machine control component, comprising an active virtual machine identification signal output;

a processor component, coupled with said timer component;

an interrupt controller component coupled with said processor component and with said timer component, said interrupt controller component comprising an active virtual machine identification signal input coupled with said active virtual machine identification signal output, said interrupt controller component also comprising an interrupt signal input; and

a memory component storing interrupt handler code.

Claim 30 (original): The interrupt management system of claim 29, wherein said interrupt controller component further comprises a plurality of virtual interrupt latch components.

Claim 31 (original): The interrupt management system of claim 30, further comprising a plurality of global interrupt mask registers.

Claim 32 (original): The interrupt management system of claim 30, further comprising a plurality of global interrupt mask registers, and wherein each global interrupt mask register is coupled with one of the virtual interrupt latch components.

Claim 33 (original): The interrupt management system of claim 32, further comprising a local mask register coupled with said plurality of global interrupt mask registers.

Claim 34 (original): The interrupt management system of claim 33, further comprising a priority encoder coupled with said local mask register.

Claim 35 (currently amended): An interrupt controller for a multiple virtual machine environment running concurrently on a single, real-time, embedded processor system and a single integrated circuit chip, comprising:

an interrupt signal input;

a plurality of virtual interrupt latch components coupled with said interrupt signal input; and

a plurality of global interrupt mask registers;

wherein each global interrupt mask register of said plurality of global interrupt mask registers is coupled with one of the virtual interrupt latch components.

Claim 36 (original): The interrupt controller of claim 35, further comprising a local mask register coupled with said plurality of global interrupt mask registers.

Claim 37 (original): The interrupt controller of claim 36, further comprising a priority encoder coupled with said local mask register.

Claim 38 (currently amended): A processor-based interrupt signal management system for a multiple virtual machine environment running concurrently on a single, real-time, embedded processor system, comprising:

an integrated circuit chip, comprising;

a processor component;

a multiple virtual machine management component coupled with said processor component, said multiple virtual machine management component comprising a plurality of virtual machine activation timer components;

a memory component coupled with said processor component, said memory component comprising interrupt handler code;

a memory access error input;

an active virtual machine identification output; and

a memory access location output; and

an external memory protection component, not located on said integrated circuit chip, comprising an active virtual machine identification input and a memory access location input, said active virtual machine identification input coupled with said active virtual machine identification output and said memory access location input coupled with said memory access location output of said integrated circuit chip, said external memory protection component comprising a memory access error output, said memory access error output coupled with said memory access error input;

wherein said external memory protection component indicates a memory access error via said memory access error output when said memory access location input indicates memory location not associated with a virtual machine identified by said active virtual machine identification output.

General Authorization Under 37 CFR 1.136(a)(3)

A Petition for an Extension of Time and a check in payment of the extension of time fee accompanies this Amendment and Response. In addition, the Patent and Trademark Office is hereby authorized to charge any fees deemed due under 37 CFR 1.17, including any extension of time fees not paid by the accompanying check, to Deposit Account 19-2260.

Further, if it is determined that any other fees are due in this application, or if it is determined that an overpayment has been made, the Patent and Trademark Office is hereby authorized to charge or credit Deposit Account 19-2260 as appropriate.